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Abstract
We explain a systematic way of interfacing data-flow hardware accelerators (IP) for their inte-
gration in a system on chip. We abstract the communication behaviour of the data flow IP so as
to provide basis for an interface generator. Then we measure the throughput obtained for different
architectures of the interface mechanism by a cycle accurate bit accurate simulation of a SoC inte-
grating a data-flow IP. We show in which configuration the optimal communication scheme can be
reached.
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1. Introduction
Large scale systems on chip (SoC) design is faced with many problems among which efficient
communication managing is one of the most important. In the past, communication efficiency has
already been one of the major burden in parallel machine development but in addition, today’s
on-chip communications are limited by the power consumption problem. Network on chip based
SoC architectures are not arriving as fast as envisaged because of the power consumption problem.
In addition, shorter design time is required to meet the ever increasing time-to-market constraints.
IP re-use and platform based design are pointed out as solution to faster design but they are still
confronted with important limitations and are not really used in today’s industrial design flows.
Examples of these problems are: IP standardisation, system on chip cycle accurate simulation
time [22, 21], and fast integration of special purpose hardware in a design environment.
We address the problem of providing a rapid and efficient integration of a special purpose hard-
ware accelerator into a complex system on chip possibly integrating many processor cores and
important software applications. More precisely, we will focus on the category of stream process-
ing hardware accelerators. Stream processing performs on-the-fly costly computations on streams
of data. The amount of control in these computations is reduced, but the complexity lies in the
quantity of computations usually submitted to soft real time constraints (as for audio or video
processing). Hardware accelerators containing parallel computation usually presented in the form
of arrays of processors are mandatory to meet these constraints. we refer to these accelerators as
data-flow ips. Systolic arrays are examples of such data-flow ips but they are not the only ones.
In this paper we only target linear array of processor which have a small number of input/output
ports, the problem of interfacing 2D array of processors has been studied in [7], but the problems
encountered are quite different and many ip integrated to SoC are 1D arrays because of the high
bandwidth required by 2D arrays.
The hardware accelerators used in SoC for portable communication systems (cell-phones, pda,. . . )
are originally designed by hardware designers in collaboration with signal processing engineers. For
these ips, the performance bottleneck lies in the communication of the data between memory and
the ip. The paradigm used for specifying and designing these circuits is called the data-flow model:
designers manipulates streams of data which input and output the circuits without any information
about the external storage of these data. The interface protocol is data synchronised which means
that the behaviour is regulated by the consumption and production of data at the boundaries of
the architecture. In this protocol, if the data is not present the computations are stopped, usually
with a clock enable mechanism.
Until recently, these ips where designed by hand with a precise methodology, knowing in advance
the target SoC architecture. Hence the design of the interface was more or less performed together
with the architecture. New trends in SoC design require the use of tools to accelerate the design
phase of specific hardware accelerators. These tools are called high level design, behavioural synthesis
tools or hardware compilers [11, 5, 24]. Most of the time, because of the huge design space they
propose to the user a toolbox for tuning parameters of the resulting architecture. However, even
if these tools greatly accelerate and secure the design of the ip itself, the time needed to write
the interface may render the tool simply useless. Today, these tools produce some configuration
information that helps in the design of the interface, but this part has not been standardised. In this
paper, based on the experience of MMAlpha [8, 10] and Gaut [5], we identify the common concepts
that are used by data-flow ip designers to propose a generic interface mechanism. This generic
interface mechanism will be parameterised by the configuration information output from data-flow
ip generators. We also hope to bring a standard way of describing data-flow ip input/output
behaviour so as to facilitate ip reuse.
We introduce in this paper some theoretical foundations for the automatic generation of data-flow
ips interface. As a reference to data-flow model of computation used to build ips, we introduce the
data flow model of interface which basically rely on a data synchronised protocol. We highlight the
various parameters that must be taken into account to adapt the data-flow ip to various SoC platform
and we validate this high level interface design concept by a complete cycle accurate SoC simulation
using the SocLib simulation environment and a high level designed hardware accelerator synthesised
with the MMAlpha tool [11]. We provide many experimental results concerning communication
performances for various architecture of the interface. The major conclusion of this work is that
optimal communication scheme can be reached only if the interface of the hardware accelerator is
master, i.e. contains a dma, and moreover this dma has to have a small degree of programmability:
it must be able to execute repeatedly a small sequence of transfers.
2. Hardware/Software Interface Of Data-Flow IPs
In this section, we precisely identify the context of the work, it implies precise definition of what
we call data-flow ip, the schematic architecture of the system on chip we target and the overall
principles of the hardware/software interface that we wish to generate.
2.1. Data flow IP and SoC environment
In recent SoC design, many processors ips are to be connected on a communication medium
which can be a bus, a hierarchical bus or a network. We will refer to this communication medium as
the bus even if this work can be applied to network on chip based SoC architectures. The processors
are usually initiators, in the sense that they initiates communications. In addition, several other
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Figure 1. The three main interface modes: (a) CPU driven, (b) external dma and (c)
internal dma engine
ips are connected on the bus: memory, hardware accelerators, external communication systems,
bridge to other buses and so on. In most recent SoC architectures the only hardware to be designed
specifically will be some hardware accelerator dedicated to a particular algorithm to be executed on
the SoC.
From the external communications point of view, a data flow ip is a black box controlled by data
arrival which receives and sends data possibly at each clock cycle. It has a number of input ports
and output ports each of which having a certain bit-width. We assume that, in addition to the
clock, the ip has a clock enable pin that can freeze the execution of the ip. Hence, if the clock enable
is not set, everything behave in the ip as if the clock was not changing. This allow us to define the
notion of virtual clock, the virtual clock is the one seen inside the ip, it does not take into account
the clock changes that are not validated by the clock enable. Then, we assume that the ip is data
synchronised, i.e. at each clock cycle, data are presented on the input port and at the raise of the
clock (provided that the clock enable is set), the data is read by the ip. If all the required data
are present and the clock enable is set then the ip can run for a cycle which increments the virtual
clock counter. We do not assume that there is a hand shake protocol at this level of abstraction.
In practice there is a hand shake protocol at a lower level, but it can be abstracted thanks to the
virtual clock mechanism.
The target SoC platform is represented on Fig. 1, ips are connected to the bus via the vci
interface protocole. vci [1] is a low level point to point protocol standardised by the vsi Alliance
and permits to interconnect ips independently of the protocol used by the bus. A mips processor
executes a stream-processing like application and uses a hardware ip to accelerate computations.
The ip has been generated with mmalpha high level synthesis tool [11], hence it is named MMAlpha
accelerator in Fig. 1.
2.2. Hardware/Software Interface Global Scheme
In general we assume that the hardware accelerator will be controlled by a processor (that we
call the host processor). Hence the interface of the ip is composed of a software part and a hardware
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part. The software part will command the data communication between memory and the ip, we
call this part the driver. From our experience [8, 10], the communication scheme used to feed the
hardware accelerator must respect important constraints so as to obtain acceptable performances:
(i) it should try to use a Direct Memory Access module (dma) to perform communication in burst
mode, but only when it increases performances; (ii) the designer can set the burst size to balance
between hardware cost, communication latency and bus contention. Also, the architecture of the
hardware/software interface must be re-usable for many different data-flow ip. It can be envisaged
in three main modes depicted in Fig. 1: either the driver on the host processor directly executes
all the communications or it simply controls a dma which himself performs the communications
between the memory and the ip. The use of this dma can be made much more efficient if the dma
is designed specifically to this generic interface control mechanism and is directly connected to the
ip as shown on 1-c and demonstrated in section 4. The proposed interface mechanism must be
used in various SoC architectures, hence we think that an interface generator tool must be used to
generate various versions of the interface depending on targeted SoC parameters, this is detailed in
next section.
3. Generic Interface Generation Principles
In this section we identify the concept that are useful to build an interface generator for data-flow
ips.
3.1. Communication Activity Abstraction
The crucial point is to abstract the ip communication activity in such a way that it is (i) platform
independent and (ii) compact. To be platform independent, one has to identify the communication
activity that depends only of the ip. To be compact one must use loop like formalism to express a
large number of communication in a very small space. The use of parameters not known at compile
time in these loop is mandatory. The theoretical background of our work is based on the polyhedral
model which uses polyhedra to abstract loop iteration domains. However, interface synthesis for
linear arrays does not need a important knowledge on polyhedra as the only polyhedra manipulated
are 1-dimensional.
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Figure 2. Graphical representation of input/output on a simple data-flow IP
Consider a very simple example: a hardware module that processes two streams a1, a2,. . . and
b1, b2,. . . (only the input interface is detailed here). The a stream is 16 bits wide while the b
stream is 8 bits wide. This ip inputs the first a sample at t = 1 and then one a sample every three
clock cycle until N samples have been processed. The t counter corresponds to a counter on the
virtual clock of the ip hence we are currently observing the behaviour from inside the module, it is
initialised with the reset of the ip. The b stream is input at the same rate (one sample every 3 clock
cycles) but starts at t = 5. The ip is represented on the left of Fig. 2, many signal processing filters
have the same kind of input/output behaviour: each stream is composed of a sequence of samples
arriving at a regular rate. The schedule of the inputs can be graphically represented by the right of
Fig. 2, for N = 6.
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// phase φ1
for m = 1 to 1
read(a[m])
wait(3)
// phase φ2
for m = 2 to N
read(a[m])
wait(1)
read(b[m-1])
wait(2)
// phase φ3
for m = N + 1 to N + 1
wait(1)
read(b[m-1])
wait(2)
Figure 3. Data flow interface format used for specifying input/output behaviour of
the IP of Fig. 2
The input interface behaviour has three phases. During the first phase, only a is input, then a
and b are input, and finally there is a phase where only b is input. Because of the stream processing
behaviour of the application, we can divide each of these phases into the repetitive execution of
a motif which corresponds to the consumption of one sample of each stream (right of Fig. 2).
We define a motif as a small sequence of steps (here 3 steps) where I/O performed by each port
are precisely defined. Here, each sample of stream a is input every 3 clock cycles. Hence, the I/O
behaviour on port a can be described as a repetitive execution of a simple motif: one step with input
and two steps without input. The motif of stream b has the same length, hence the I/O behaviour
during phase φ2 can be expressed as N − 1 execution of a simple motif which is illustrated on the
right of Fig. 2. In general the length of the motif of a phase is the least common multiple of the
length of the motifs of all the streams involved.
To specify functional behaviour of the ip, the motif index m can be used rather than the virtual
clock t. Of course, as we are in the data flow model, there will always be a relation between the
motif index m and the virtual clock counter t. For our example, this relation can be expressed as:
in phase φ2 the motif m start its execution at t = 3m− 2, this relation can be easily established once
the motif has been defined. In addition we need a way to identify which data is concerned with a
particular motif m. For that we assume that data input on a particular port are successive elements
of a linear array. Any other indexing is possible, however, it should be as close as possible as the
memory layout of the corresponding variable in a target SoC.
We gather the phase and motif information into the data-flow interface format presented in
Fig. 3 which permits to represent the input behaviour of the architecture of Fig. 2 without assigning
a value to N . In these loops, the m index is the motif index or equivalently the number of the
sample treated. The virtual clock counter t can be reconstructed using the wait instructions. The
instructions have a 0 cycle execution time except the wait() statement whose execution time is the
argument. The phases and motifs completely define the communication behaviour of the ip. Any
ip whose input/output behaviour cannot be expressed with these concepts cannot be interfaced by
our mechanism. Note that it strictly implies data-independent communications, the communication
scheme must be statically defined before the computation starts.
This data-flow interface format should be parsed by the interface generator. During this process,
the polyhedral model can be used to store the internal representation of the phase and motif infor-
mation. For instance, the virtual clock cycles at which the ip should read on port a are the integers
of the following set: { 3m − 2 | 2 ≤ m ≤ N }. This set is called a Z-polyhedron. Researches on
the polyhedral model [23] have shown how to store and manipulate these sets without knowing the
value of N . Building this set during the parsing of the data-flow interface program of Fig. 3 is easy.
The scheme of the interface mechanism is depicted in Fig. 4, it will be explained in next section.
Just note that FIFOs are placed between the bus and the IP to buffer the data. In order to integrate
the ip into a SoC, we need some more information, in particular the size of the bus and the size
available for the FIFOs used to buffer data before the ip. we define the communication scheme by a
succession of communication pattern inside each phase: a communication pattern is the set of data
that will be sent to the architecture to feed the architecture during a particular phase. A pattern can
gather several motifs in order to take advantage of the bus burst mode. Input pattern and output
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pattern must be carefully merged taking into account buffering available to avoid deadlocks. On
our example, during phase φ2, if we have FIFOs containing 20 data of a and b before ip input ports,
and assuming that the bus width is 32 bits, we can use the following pattern: send 10 bus-words of
a, then send 5 bus-words of data b (remember that b has a twice smaller bit width).
To sum up the important concepts that we have introduced in this section:
• The input/output behaviour of the ip is divided into a finite number of phases. A phase is a
period during which communication occurs only on (possibly many) fixed ports.
• A phase repeats from one to a very large number of time (possibly fixed at run time) a motif.
A motif has a fixed number of virtual clock cycle. It describes the repeated behaviour of the
input and output of the interface for each sample during a particular phase.
• A pattern (or communication pattern) is the set of data that will be sent to the architecture
to feed the architecture during a particular phase.
3.2. Generic Interface Description
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// phase 1
SEND(a[0],1)
for(m=1; m < N; m+=20)
{
// phase 2
SEND(a[m],10);
SEND(b[m-1],5);
// RECV instructions
[...]
}
// phase 3
SEND(b[N],1);
// RECV instructions
[...]
Figure 4. Hardware and Software interfaces for the Data-flow hardware accelerator
of Fig. 3. Controllers must be configured according to communication patterns
used in the software driver on the right hand side.
We are now able to introduce the basic architecture of our interface mechanism. It is represented
on Fig. 4 with a maximum burst size of 10 bus words. The hardware part is on the left. The
proposed architecture has two target interfaces on the interconnect. These two ports can be reduced
to one if simultaneous input and output are not feasible as it is the case when the interconnect is
a bus. Data received from the host processor through the bus are de-multiplexed according to the
communication pattern of the current phase. The hardware performing this control is a simple
automaton parameterised by phases, motifs and communication patterns, we call it the controller.
The software driver executed on the host processor is represented on the right. One can see how
the patterns are used to write the driver (only input instructions are detailed). The compatibility
between the controller configuration and the driver is essential, both should be generated by the
same tool. This is the major argument for an interface generator.
The interface generator reads input/output behaviour of the ip expressed in a particular format
such as the data-flow interface format presented in Fig. 3 and produces the corresponding hardware
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controller and software driver. This generator should be able to include many parameters in addition
to the ip parameters. For instance, the designer should be able to specify the maximum size of
burst allowed, as well as the size of the FIFOs present in the interface generated. A good interface
generator should be insensitive to a change of master processor, i.e. it should be easily retargeted
to a new assembly langage or interruption handling strategy.
Finally the interface generator should be adaptable to different memory layout of the streams.
The difficult part is to make the phase/motif information and the memory layout organisation
compatible. In our version, we have assumed that successive data that enters a particular input
port of the ip are stored contiguously in the memory. If this is not the case, as for instance for
interleaved data in stereo signal processing, and if we still want to use burst access to memory, the
interface must merge the memory layout organisation with the pattern information to program the
controller. We think that this is very difficult to do in a generic way, hence we propose to generate a
communication pattern mechanism interface for a fixed memory layout organisation of each stream,
the most common case being the in-order data layout organisation.
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Figure 5. Hardware DMA interface implementation using a single data port for the
Data-flow hardware accelerator of Fig. 3.
4. Experiments: Cycle Accurate SoC Simulation
Performance results for this particular kind of experiments are very dependent on some target
architecture characteristics as for instance the behaviour of the caches. It is now well known that
cache behaviour and network congestion are very difficult to predict, hence the only way to validate
our interface mechanism is to perform a cycle accurate simulation of the whole system. We have
performed these simulations with the SocLib (http://soclib.lip6.fr/) environment and mea-
sured the performances obtained with the three main interface modes presented in figure 1, we have
also measured the impact of the burst size on the communication performances. The description of
the experimental setting is performed in section 4.1, the results are analysed in section 4.2.
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4.1. Target Platform And Design Methodology
We have chosen to execute a classical audio signal processing application that processes stereo
audio files and proposes various simple filters like lp’s tick removal. As we mentioned before, we are
interested in non-interleaved streams. Writing an interleaved version of the interface would not be
very difficult and would only require a modification of the input and output controllers used within
the interface. We have added an 8 tap fir filter, a simple convolution with 8 multiplication and 8
additions. We have provided a SystemC module implementing a data flow hardware accelerator for
this filter. The target platform that we want to simulate is composed of a processor, a memory, the
hardware accelerator connected on a communication medium (see right of Fig. 6).
Simulation of the SoC platform was done in SystemC using the SocLib environment. The main
component of SocLib is currently a set of SystemC simulation models for common ips (mips pro-
cessor, ram, NoC, busses, dma). All these simulation models use vci interconnection standard [1].
These simulation models are publicly available and there exists synthesizable rtl versions of the ips
that can be used for the final design. The hardware accelerator was synthesised with mmalpha [11].
mmalpha is a toolbox for designing regular parallel architectures (systolic like) from recurrence
equation specifications expressed in the Alpha language. It is one of the only existing tools that
really automates the refinement of a software specification downto rtl description within the same
language: Alpha. We have developed a translator from AlpHard (hardware description language,
subset of Alpha) to SystemC [10]. We wrote by hand a SystemC version of the generic interface
presented in this paper and we generated from mmalpha the configuration of the controller and
the software driver for different parameters of the experiments (size of the burst, different types of
interface) etc.
Providing a complete refinement methodology using high level synthesis from a bulk software
specification is not easy, we explain here precisely what we did from the original C-code, it is illus-
trated in Fig. 6. We have extracted from the C-code a function (referred as filter.c) performing
the filter, and translated it in Alpha by hand (filter.alpha). Driven by the user, mmalpha will
refine this specification downto a hardware description specification in the Alpha language (referred
as AlpHard format). At any step of the refinement, mmalpha can generate C-code for simulation.
The filter manually translated in Alpha was validated by replacing the original filter.c function by
the C code generated from the filter.alpha by mmalpha and testing resulting execution against
original program. Then mmalpha generated a systolic version of the filter from which we gener-
ated a SystemC simulation model (filter.cpp), and a SystemC file for configuring the hardware
interface and the software driver (driver.c). The software driver replaced the original filter.c
in the program before its compilation to the mips processor. In the particular instance of the SoC
represented in figure 6, there is no dma, this driver explicitly performed all the communications
between the memory and the hardware accelerator as did the driver represented on the right of
Fig. 4. Hence, on Fig. 6, the box labelled Filter is composed of the generic interface plus the
SystemC files generated by mmalpha: interface configuration and filter.cpp.
The hardware components of the platform are: a mips R3000 processor (with its associated data
and instruction cache) also referred as the cpu, a standard memory, a component used for displaying
output (referred as tty) and the a specific hardware accelerator generated with mmalpha including
the interface. All these components are connected via vci ports to a simple network (internal
architecture of this network is not precisely simulated, only the latency and bandwidth can be
parameterised). All these components are memory mapped, i.e. the mips has access to the input
and output ports of the hardware accelerator as two particular memory locations. The software
running on the mips, in addition to bootstrapping information, is composed of the C program
cross-compiled with gcc to a mips target.
We have written three SoC platforms to simulate the three types of interface illustrated in Fig. 1.
In the first platform (Fig. 1-a), the cpu drives all communications: in order to send a data to the
accelerator, the software driver running on the mips must read the data in the memory and write it
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at the memory location of the accelerator I/O ports, this is illustrated by arrows 1 and 2 on Fig. 1-a,
this is also what performs the SEND macro of Fig. 4. In this version, the accelerator contains two
slave ports: one for input, one for output.
The second platform uses an external dma that can outperform the cpu by using longer com-
munication burst on the interconnect, it is represented on Fig. 1-b. If the dma is parameterised to
perform one burst, the behaviour of a SEND is the following: the mips configures the dma, then the
dma reads the data in memory and writes it to the hardware accelerator (in burst mode, arrow 1,
2 and 3 of Fig. 1-b), then it raises an interruption to indicate to the mips that the communication
occurred. This interruption is a major problem because it takes approximately 380 cycles to be
handled by the mips. In order to minimise the impact of the interruption, we have authorised the
scatter-gather scheme for the dma: the dma can store more than one burst communication con-
figuration, the number of configuration stored is a parameter of our experiment, this is a classical
improvement of dma engines. We are promoting another modification of the dma: because of the
very regular nature of our communications (transmitting continuous streams), the configuration of
the dma is always the same up to the starting address of the data which is incremented regularly. If
we could, for instance implement the loop present on the driver of Fig. 4 inside the dma, we would
gain a lot of interruption handling (N/20 in the example of Fig. 4). This can be easily done by
providing an additional register in the dma which indicates how many times the configuration stored
on the dma must be executed before waking up the cpu. We have implemented this improvement
in the simulation model of our dma.
The third platform is simply obtained by putting the dma inside the hardware accelerator. This
is a natural improvement, as shown in Fig. 5, it immediately divides the number of communications
by two. In this version, the hardware accelerator contains one slave port for configuration by the
mips and one master port for initiating communications with the memory (Fig. 1-c).
4.2. Experimental Results
In this section we only measured the portion of code composed of the original filter.c. Some
performance results are presented in table 1, in this table and in the rest of the section, the term
cpu refers to the first platform (Fig 1-a), the term external dma refers to the second platform
(Fig 1-b) and the the term internal dma refers to the third platform (Fig 1-c). This table shows
an average simulation speed of 50 000 cycles per second, there is no major difference in simulation
speed between the three platforms, the only difference is for the loop enable dma platform that is
slightly slower due to the activity increase that has to be simulated. We can immediately see the
improvement of the internal loop enable dma platform: a throughput of 254 000 samples for 600 000
cycles is obtained. The theoretical maximum throughput that can be obtained is 300 000 samples
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on the arrival of data to the ip.
for 600 000 cycles, indeed each sample is 16 bits wide, there are two sample stream which must be
at least read once from the memory and write once to the memory, hence with a memory answering
in one clock cycle and a bus width of 32 bits we cannot compute more than 300 000 samples for 600
000 cycles. The internal loop enable dma version is nearly optimal. There is no major difference
between the cpu version and the dma version because the improvement provided by the burst of
the dma is counter-balanced by the overhead of the dma interruptions.
cpu ext. dma int. dma int. dma w/ loop
complete simulation time (seconds) 10.91 12.82 10.91 18.26
complete simulation cycles 600000 600000 600000 600000
simulation speed (cycles/seconds) 54995.5 46802 54995.5 32858.8
hardware pipeline throughput (samples) 16861 10561 9601 254041
Table 1. Performances obtained from the complete SoC simulation for burst size of
30 samples and different hardware configuration
For the cpu driven platform the cache size has a strong effect on performance. For instance, in
Fig. 7, we have shown the influence of cache line size on the frequency at which data could arrive to
the ip. The use of cache line of 16 bus word increases the throughput and the effect of a cache miss
can be clearly visualised. With cache line reduced to one bus word, the data arrive regularly but
slower. On the other hand it can be shown that cache size does not influence performances on this
application as cache are direct-mapped. The behavior shown in Fig. 7 clearly indicate that efficient
handling of burst mode through a dma module is a crucial issue to obtain an efficient use of the
hardware accelerator. However, as it can be seen in table 1, performance for the dma engine are
counterbalanced by the interrupt acknowledge mechanism that reduces the gain obtained with burst
communications for small burst sizes. This tradeoff quickly turns in favour of the dma platform for
burst sizes larger than 70 bus words on our architecture. As soon as the burst sizes counterbalance
the interrupt latency the dma platform is more efficient than cpu driven I/O as it can be seen on
figure Fig. 8 (ext. dma).
Using an external dma module allows more efficient burst communications over the interconnect
but still requires 4 transfers for each samples. The third architecture uses an internal dma that
has been implemented directly in the interface. This dma engine allows the interface to directly
access the memory to fetch its input samples and to write the results back to the memory in only 2
accesses to the interconnect, reducing the number of data transfers by a factor 2 compared to the
external dma platform. Hardware accelerator throughput is not changed by using an internal dma
for small burst sizes as the main bottleneck is still the transfer of dma configurations and interrupt
handling. Hardware throughput for internal dma is shown on figure Fig. 8 (int. dma(1)).
The next architecture modification we have made is to use a scatter/gather enabled dma engine
that can store several successive transfer configurations. This list reduces the number of interrupt
that are generated by the dma. For instance, a list size of n configurations allows to reduce by a
10
 0
 50000
 100000
 150000
 200000
 250000
 300000
 0  50  100  150  200  250
sa
m
pl
es
 p
ro
ce
ss
ed
 d
ur
in
g 
si
m
ul
at
io
n 
(6
00
 K
cy
cl
es
)
software driver communication granularity (burst size)
cpu
ext. dma
int. dma (1)
int. dma (2)
int. dma (256)
int. dma (512)
int. dma (1024)
int. dma (loop)
Figure 8. Hardware accelerator throughput according to different burst length and
cpu or dma communication mechanism
factor n the number of interrupt acknowledge handled by the cpu. Performance improvements can
be seen on figure Fig. 8 for several list size varying between 1 and 1024 configurations (int. dma(1
-- 1024)). Even when using big list sizes, performances ares still not at the maximum throughput,
the cpu still has to perform configuration transfers using the bus. The more configuration the dma
can store, the more transfers have to be done between two successive run of the accelerator. These
inactivity periods occurring between burst mode computation phases introduce some extra latency
that freezes the hardware pipeline during reconfiguration and have to be taken into account for real-
time processing that have strict timing or jitter constraints on the data streams. Furthermore, the
performance improvement is limited by the configuration transfers and we can observe a maximum
performance between 256 and 512 configuration list sizes followed by a performance decrease for
bigger lists. This performance decrease comes from the latency introduced by long configurations
that cannot be fully completed during the 600 000 cycles of the simulation.
The last architecture we simulated overcomes the configuration problem by storing and trans-
ferring the complete configuration to the internal dma using a compact representation. This con-
figuration represents the phases and motifs discussed in section 3. The loop enable dma that we
use in the architecture can perform the complete processing transfer without requiring interrupt for
configuration transfers. This communication mode is close to the maximum theoretical throughput
even for small burst sizes and is thus limited only by the interconnect bandwidth and memory per-
formances. Furthermore, this high throughput is obtained for small burst sizes and allows to keep
latency and jitter to a minimum compared to similar performances obtained with other solutions
using big configuration lists. The performance results of Fig.8 clearly demonstrates that the loop
enable dma is mandatory to reach interesting performances with a data-flow ips on a SoC.
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5. Related work
Many recent works present SoC simulation environments [18, 4, 14]. These approaches do not
have an Open Source policy as the one of SocLib, their main concern is the acceleration of the
simulation at various level of precision: transaction level or cycle accurate level. These works
do not propose generic interface mechanism for ips. Some attempt have been made to abstract
communication behaviour at high level [6] or at low level [26, 25, 2], but none of these approaches
use the assumption that the ip are in the data-flow model hence they propose solutions which are
not optimised for stream processing.
Many of the interesting results in this field are based on the work of the Ptolemy project [17] and
especially the introduction of various computation models for data-flow ips: process network [16]
or sdf [27, 15]. An interesting theory has been developed for multi-rate ip-based systems [12], but
the problem solved is the interconnection between several data-flow ip while we specifically target
a single data-flow ip controlled by a host. The work presented here has its roots in the research on
the mmalpha system [8, 9], a very similar problem was studied by Park and Diniz [19, 20] leading
to the design of a generic interface that can be parameterised to connect to different data-flow ip
with some constraints on the ips. This approach does not assume that communications are known
statically and propose a run-time resolution to solve conflicting access to the bus.
Several high level design tools are now clearly identified either as research prototypes or industrial
products [11, 5, 24, 13, 16, 3], each of these tools have implemented ad-hoc communication protocol
between the generated data-flow ip and the host. The Pico [24] tool and the Paro tool [3] have in
house interface mechanisms with dedicated solution for the problem exposed here. We expect our
model to be usable at least by mmalpha and Gaut [5].
6 Conclusion
In this paper we have delimited a class of architecture that is subject to high throughput require-
ment and restricted enough to allow an interface mechanism which is generic and efficient. The
notion of phase, motif and pattern can be defined for many data flow ip and are particularly useful
for high level design tools that can use them to generate hardware and software interfaces together
with the ip.
The cycle accurate simulation environment that we use is much more accurate than theoretical
estimation of throughput because cache behaviour and interruption handling are very difficult to
predict. We have highlighted an important issue: a very important improvement in the throughput
between the memory and the ip can be obtained with a slightly optimised version of scatter-gather
dma that we called loop-enable dma. We have shown that the hardware/software of the interface
can be generated automatically together with the ip and quasi-optimal communication throughput
can be reached.
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[21] D. Gracia Pérez, G. Mouchard, and O. Temam. A new optimized implementation of the
systemC engine using acyclic scheduling. In Design, Automation and Test in Europe Conference
and Exhibition (DATE Designers’ Forum), Paris, France, March 2004.
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